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Abstract
Funtionalized pentacene, 6,13-bis(triisopropylsilylethynyl)pentacene (TIPS-pentacene), field-
effect transistors(FET’s) were made by thermal evaporation or solution deposition method and
the mobility was measured as a function of temperature and light power. The field-effect mo-
bility (µFET) has a gate-voltage dependent activation energy. A non-monotonic temperature de-
pendence was observed at high gate voltage (VG < -30 V) with activation energy Ea ∼ 60 -
170 meV,depending on the fabrication procedure. The gate-voltage dependent mobility and non-
monotonic temperature dependence indicates that shallow traps play important role in the trans-
port of TIPS-pentacene films. The current in the saturation regime as well as mobility increase
upon light illumination and is proportional to the light intensity, mainly due to the photocon-
ductive response. Transistors with submicron channel length showed unsaturating current-voltage
characteristics due to the short channel effect. Realization of simple circuits such as NOT(inverter),
NOR, and NAND logic gates are demonstrated for thin film TIPS-pentacene transistors.
PACS numbers:
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I. INTRODUCTION
The use of organic material for the electronic devices has great importance for future ap-
plication due to its low cost and easy fabrication procedures. Pentacene, one of most promis-
ing organic material for device application, has been studied intensively in polycrystalline[1]
or single crystalline structures[2] due to its high room temperature hole mobility more than
1 cm2/Vs. And other polyacene single crystals such as tetracene[3], anthracene[4] as well as
thin film structures[5] were also investigated.
By attaching the side functional group, soluble and stable functionalized pentacene can be
made[6] and this make its fabrication methods versitile and increase application for devices.
Transport measurement depending on its crystal direction[7] shows different conducting
properties and the persistent photoconductivity was already reported.[8] Field-effect tran-
sistor (FET) application of these functionalized pentacene was shown[9, 10] and they can
get room temperature mobility up to 0.4 cm2/Vs with deposition under substrate heating
and gate dielectric with self-assembled monolayer. Temperature dependence of mobility is
key to elucidate its quality and transport mechanism. In the case of field-effect mobility,
band-like temperature dependence is very rare and only observed at high temperature range
in single crystal[3, 4] and thin film[11].
In addition to the electrical applications, its photosensitive properties[8] can be used as
light detector or optical switch. Light responsive properties of organic transistor have not
been investigated as much as electrical properties. The performance of photoresponsivity
in polymer[12, 13] and pentacene[14] is still lower than that of amorphous silicon (∼ 300
A/W). However, this can be improved by optimization of device fabrication
In this article, we report the electrical and optical properties of 6,13-
bis(triisopropylsilylethynyl)pentacene (TIPS-pentacene) FET. For the electrical properties,
we measured field-effect mobility of thin film or single crystal transistor. In temperature
dependence, field-effect mobility exhibit gate voltage dependent activation energy and
it shows nonmonotonous temperature dependence at Vg < -30 V region. This was also
observed irrespective of fabrication method. At nanoscale electrodes we cannot observe
current saturation as in the case of micron scale FET. The light illumination above
absorption edge of TIPS-pentacene enhanced the saturation current of transistor more
than 4 orders of magnitude and slightly increased its mobility. By adding off-chip resistor
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to thin film transistor, we realized logic circuits such as NOT, NAND, and NOR at room
temperature.
II. EXPERIMENT
TIPS-pentacene (Fig. 1 (a)) was synthesized as described in elsewhere[6] and it was
thermally evaporated with (∼ 70 ◦C) or without substrate heating at base pressure less
than 5 × 10 −6 Torr. After drying of 2 wt. % toluene solution droplet, single crystalline
films are formed on the surface. Predefined microelectrodes from photolithography with
channel length (L) of 5 µm ∼ 40 µm and channel width (W) of 400µm ∼ 6 cm were used for
source and drain contacts and heavily doped n-type Si substrate(ρ < 0.002 Ωcm) served as
a back gate. Thermally grown 300 nm SiO2 layer used for gate dielectric without molecular
modification. For the nanoelectrodes fabrication, we used e-beam lithography and lift-off
process. Electrodes with 200 nm channel length and 2 µm channel width were used for
nanochannel FET. The thickness of TIPS-pentacene is 50 nm to 800 nm and all the devices
are bottom contact configuration.
Figure 1 (b) is typical scanning electron microscope (SEM) image of evaporated TIPS-
pentacene film. Its X-ray diffraction data (not shown) shows clear c-axis orientation as
evaporated pentacene film. Electrical characterization is performed using HP 4155C semi-
conductor parameter analyzer.
III. RESULTS AND DISCUSSION
A. Thin film and single crystalline transistor
Figure 2 is typical output characteristics of TIPS-pentacene FET at room temperature
and inset shows transfer characteristics in the saturation regime(VDS = -25 V). The gate
voltage, Vg, was swept from 0 to -40 V in both cases. This device has room temperature
mobility of 0.02 cm2/Vs and on/off current ratio higher than 106. The estimated subthresh-
old slope is 2.6 V/decade, that is comparable to the pentacene thin film and higher than
some single crystal.[15] Without any modification of electrodes and substrate, most of the
samples have room temperature mobility between 0.002 to 0.03 cm2/Vs.
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The solution deposited film and evaporated thin film with substrate heating have slightly
higher room temperature mobility of 0.08 cm2/Vs and 0.05 cm2/Vs and subthreshold swing
of 3.8 V/decade and 2.1 V/decade respectively.
Several groups have measured single crystal FETs[2, 3, 4, 16] to get intrinsic properties of
organic FET. We also have used TIPS-pentacene single crystal as synthesized and put it on
top of electrodes under microscope. To improve contact, transparent polydimethylsiloxane
(PDMS) stamp was laid on the crystal as described in elsewhere[4]. The schematic diagram
and its optical image was shown in Fig. 3 (a). The channel length is 100 µm and effective
channel width from the image is 300 µm. The output characteristics (Fig. 3 (b)) also show
current enhancement at negative gate voltage and transfer characteristics (VDS = - 40 V)
in the inset show room temperature mobility ∼ 0.007 cm2/Vs and subthreshold swing of
around 10 V/decade. Compared to the previous mentioned evaporated or solution deposited
FET, the mobility is decreased and subthreshold swing is increased. A single crystal FET
is very sensitive to surface status, however, from the optical microscope image the thickness
of crystal is not uniform and the crystal direction is not optimized. Therefore, this can be
improved in uniform and thin crystal with optimized crystal arrangement.
B. Temperature dependence of mobility
Figure 4 (a) shows temperature dependence of mobility at different gate voltages in evap-
orated film. To avoid persistent photoconductivity[8] we kept the sample in dark condition
for a while. At low gate voltage, mobility shows monotonous temperature dependence with
µFET ∼ exp(-Ea/kBT ) but at high gate voltage, it reaches maximum value (T ∼ 250 K)
and decreases with decrease of temperature. Unlike the gate-voltage independent mobil-
ity of tetracene or rubrene single crystals[3, 16], mobility of TIPS-pentacene thin film is
gate-voltage dependent and increase linearly upon gate voltage. This means that induced
charge carrier contribute to the conduction. And trap and grain boundary are important
to this activation type conduction. Inset shows the change of activation energy depending
on the gate voltage. The activation energy at low gate voltage is Ea ∼ 0.27 eV, which is
lower than that of bulk experiment(550 meV).[8] The activation energy decreased down to
60 meV with increasing gate voltage. This kind of gate voltage dependent activation pro-
cess was widely observed in thin film pentacene[17, 18], single crystalline pentacene[2, 19]
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or oligothiophene[19]. At low temperature region (T < Tm), the activation energy is 60 - 80
meV at high gate voltage (- 40 V < Vg < - 30 V) region.
Typical temperature dependences of FET mobility from different fabrication processes
are shown in Fig. 4 (b). Generally, FETs fabricated with substrate heating or deposited
from solution have higher room temperature mobility than normally deposited film. Thin
film with substrate heating has activation energy, Ea = 110 - 170 meV with no mobility
maximum in measured temperature range (Tm > 310 K). On the other hand, activation
energy of solution deposited film and thin film evaporated without substrate heating is 110
meV and 70 meV respectively. From all the temperature dependence, sample with higher
Tm has high Ea, which means that trap is more dominant in this case therefore intrinsic
transport is suppressed. To explain this nonmonotonous temperature dependence, several
group have adopted following equation[3, 4]
µ ∼ T−nexp(−
Et
kBT
) (1)
where Et is the shallow trapping energy and kB is the Boltzmann constant.
This nonmonotonous temperature dependence can be understood that in the high tem-
perature region, microscopic mobility would be dominant(i.e., intrinsic) and for low tem-
perature region, thermally activated mobility would be important due to traps. This was
widely observed in tetracene[3], anthracene [4], rubrene[16], and thin film pentacene[11].
The activation energy of TIPS-pentacene is larger than thermally evaporated pentacene
thin film transistor (38 meV with room temperature mobility of 0.3 cm2/Vs)[11] but less
than precursor-route pentacene thin film[17].
The gate-voltage dependent mobility and nonmonotonous temperature dependence mean
that shallow traps play important role in the transport of TIPS-pentacene film.
C. Light illumination
We illuminated 30 mW He-Ne laser (λ = 632.8 nm) to the evaporated TIPS-pentacene
FET, channel length of 5 µm and channel width 6 cm. Since the absorption edge of TIPS-
pentacene is around 700 nm, there is nearly 4 orders of current increase upon light illumi-
nation (Fig. 5 (a)). With (Vg= -40V) or without gate voltage, the current gain, Id
light/Id,
due to light is ∼ 104. Illumination on the device generate electron-hole pairs in the channel
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TABLE I: Summary of TIPS-pentacene FET characteristics at room temperature
Sample mobility VT subthreshold swing Et
(cm2/Vs) (V) (V/decade) (meV)
thin filma 0.02 -14 1.9 70
thin filmb 0.08 -18 2.1 110
single crystallinec 0.05 -12 3.8 170
single crystallined 0.007 -15 10.0 na
awithout substrate heating.
bsubstrate heating at 70 ◦C.
csolution processed.
das synthesized.
as well as in bulk TIPS-pentancene. Current saturation indicates that it is also channel
restricted as observed in photoresponsive polymer FET[12]. Estimated photoresponsivity,
shown in Fig. 5 (a), is around 0.03 A/W and we can get up to 0.4 A/W in some devices.
We used filter to control optical power. As shown in Fig. 4 (b), light illumination in-
creases the source-drain current (IDS) and mobility in proportion to optical power. Unlike
semi-logarithmic response of Id vs intensity in phototransistor[20], photocurrent increase
with light intensity, Iph ∝ Popt
α. In most photoconductive polymer films and organic ma-
terials, this exponent α = 1. However, in the case of bimolecular recombination instead
of monomolecular recombination, α = 0.5.[21] The exponent of saturated current, Id,sat vs.
optical power in Fig. 5 (b) is 0.78. When there is carrier traps, immobilized carrier cannot
participate to recombination. This smaller exponent less than one means that traps play
important role.
Generally, the increase of carrier density (∆N) can be estimated from ∆N = Ci ·∆VT/e,
where Ci is the dielectric capacitance per unit area and ∆VT is the shift of the threshold
voltage. In this device, ∆VT is around 30 V, hence ∆N can be estimated to be 1.9 ×
1012/cm2. In the case of pentacene[14] or GaN nanowire[22], light illumination increase
only the carrier concentration and has small effect on the mobility. TIPS-pentacene shows
mobility increase by factor of 5 upon light illumination.
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D. Nanoscale FET
We reduced the channel length in the submicron range. The gate-dependent I-V char-
acteristics of 200 nm channel length and 2 µm channel width FET is shown in Fig. 6.
TIPS-pentacene was thermally evaporated on top of electrodes that was predifined by e-
beam lithography. Unlike the micron scale FET, it doesn’t show any current saturation.
This is due to short channel effect[23, 24], that source-drain electrodes themselves make de-
pletion, and space charge limited cunduction (SCLC) is preventing current saturation. The
SCLC follows ID ∝ V
n
DS, where n depends on the trap concentration and typically larger
than 2. In TIPS-pentacene nanoscale FET, exponent n is between 2.5 and 3 (shown in the
inset of Fig. 6).
Since there is no saturation region in this device, we assume the lower voltage region to
linear regime of transistor for the estimation of mobility.
∂ID
∂VGS
=
W
L
µCiVDS (2)
where Ci is the gate insulator capacitance per unit area.
The estimated mobility is 0.002 cm2/Vs (at VDS = -2.5 V), that is similar to lower
mobility sample in Fig. 4 (b).
E. Logic gate application
We have fabricated inverter (NOT) using this p-type TIPS-pentacene FET and off-chip
resistor as shown in schematic diagram of Fig. 7 (a). A FET with room temperature
mobility of 0.002 cm2/Vs (thickness of 50 nm) and serial resistor of 10 MΩ were combined
for inverter. When the input voltage is Vin ≥ 2 V (logical 0), the transistor resistance is
larger than that of series resistor, therefore Vout = -10 V (logical 1). When Vin = - 10
V (logical 1), the transistor resistance is lower than that of series resistor and Vout = 0 V
(logical 0). The maximum gain defined by dVout/dVin is up to 5.5 (other inverter shows gain
up to 8) from the voltage sweep with driving voltage of -10 V. This value is comparable to
other pentacene inverters[1, 25]. And this gain value increase as increase Vd as mentioned
in Ref. [25]. Since all measurements for logic circuits were done under ambient condition,
the device is normally ”on” with positive threshold voltage at room temperature. Some
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fresh device show negative threshold voltage but in ambient condition it shifted to positive
as time goes on. That is the reason why we have to apply positive gate voltage, Vin to ”off”
the FET . In actual application, this need additional level-shifting circuit. To avoid this
complication, it’s important to reduce air exposure and light illumination.
By adding one more FET, NAND (Fig. 7 (b)) and NOR (Fig. 7 (c)) logic were
constructed. Since the FET is ”on” at zero gate voltage (i.e. positive threshold voltage),
we applied positive gate voltage to ”off” the transistor. In this operation, we used ”+10 V”
for off state. Due to mismatch of current and mobility of two transistors, there is shift of
offset voltage in ”off” state.
IV. SUMMARY
In summary, we measured the temperature dependence of mobility of functionalized
pentacene(TIPS-pentacene). It shows gate-voltage dependent activation energy that is in
the 60 - 170 meV at high gate voltage (Vg < -30 V) depending on the fabrication procedure.
Temperature dependence can be ascribed to shallow trapping of charge carriers. Light
illumination increase the mobility but it is photoconductive response. Logic gate circuit
were also demonstrated. Inverter has gain upto 5.5 that is comparable to other pentacene
device and NAND and NOR logic gates were also presented.
This work is supported by NSF-DMR-0203532. JGP thanks to MARTECH for using
their equipments.
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(a) (b)(b)
FIG. 1: (a) Chemical structure of TIPS-pentacene. (b) SEM image of thermally evaporated TIPS-
pentacene
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FIG. 2: Typical output characteristics of TIPS-pentacene transistor with channel length of 5 µm
and channel width of 6cm in ”bottom” contact configuration. From the transfer characteristics,
estimated subthreshold slope is 2.6 V/decade and mobility is 0.02 cm2/Vs with threshold voltage
of VT = - 14 V.
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FIG. 3: (a) Schematic diagram for single crystal FET pressed by PDMS to improve contact and its
optical microscope image. (b) Output characteristics measured at room temperature. Inset shows
transfer characteristics at VDS = -40 V.
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FIG. 4: (a) Temperature dependence of mobility at different gate voltage. TIPS-pentacene was
deposited without substrate heating. Inset shows the change of activation energy upon gate voltage.
It decreases from 0.27 eV (Vg = - 5V) to 60 meV (Vg = -40 V). (b) Temperature dependence
of mobility from different fabrication processes such as evaporated thin film with() or without
substrate heating() or solution deposition(•).
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FIG. 7: (a) inverter, (b) NAND gate logic, and (c) NOR gate logic circuit made from thin film
TIPS-pentacene with room temperature mobility of 0.003 cm2/Vs. Loading voltage (Vd) of -10 V
and off-chip resistor of 10 MΩ are used in the circuit.
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